

# Project Plan

Module Name	Algo Design/Sim Done	Verilog Done	Modelsim Done	FPGA Test Done
<b>FFT</b>	11/21	11/24	—	11/24
<b>IFFT</b>	11/21	11/24	—	11/24
<b>Gain Curve Applier</b>	11/21	11/22	11/22	11/24
<b>Gain Curve Memories</b>	—	11/24	—	11/24
<b>VGA Output Controller</b>	—	11/27	—	11/29
<b>Gain Curve Displayer</b>	11/21	11/27	—	11/29
<b>Waveform Displayers</b>	11/21	11/27	—	11/29
<b>First UI (Incremental) FSM</b>	—	11/29	11/30	12/1
<b>First UI (Incremental) Calculator</b>	11/21	11/29	11/30	12/1
<b>Second UI (Mouse) PS/2 Module</b>	—	12/1	—	12/5
<b>Second UI Curve Builder</b>	11/21	12/1	12/3	12/5